Search results

From VLSILab
Jump to: navigation, search

Page title matches

  • [[media:Ying_CV.pdf | Ying Teng CV (Feb 2014)]]
    3 KB (372 words) - 23:21, 18 December 2015

Page text matches

  • [[Ying Teng]] (Ph.D., 2014) [First job: Apple], Dissertation: ''Low Power Resonant
    6 KB (771 words) - 20:37, 29 June 2021
  • Ph.D. Student(s): [[Ragh Kuttappa]], [[Ying Teng]] (graduated), [[Vinayak Honkote]] (graduated), [[Ankit More]] (gradua
    15 KB (2,158 words) - 10:53, 30 January 2019
  • #Ying Teng and Baris Taskin, "Frequency-Centric Resonant Rotary Clock Distributio #Ying Teng and Baris Taskin, "Resonant Frequency Divider Design Methodology for D
    42 KB (5,585 words) - 21:12, 7 October 2021
  • # Jianchao Lu, Ying Teng and Baris Taskin, "A Reconfigur​able Clock Polarity Assignment Flow # Ying Teng, Jianchao Lu and Baris Taskin, "ROA-Brick Topology for Rotary Resonant
    5 KB (675 words) - 22:15, 8 November 2012
  • * Ying Teng received the George Hill, Jr. fellowship from Drexel University in 201 * Ying Teng received the N. Bilgutay fellowship from the Department of Electrical
    11 KB (1,500 words) - 22:54, 2 March 2021
  • # Vinayak Honkote, Ankit More, Ying Teng, Jianchao Lu and Baris Taskin, "Interconnect Modeling, Synchronization
    4 KB (555 words) - 23:21, 18 December 2015
  • [[media:Ying_CV.pdf | Ying Teng CV (Feb 2014)]]
    3 KB (372 words) - 23:21, 18 December 2015