Difference between revisions of "Can Sitik"

From VLSILab
Jump to: navigation, search
Line 28: Line 28:
'''Email:''' [mailto:as3577@drexel.edu as3577@drexel.edu] <br>
'''Email:''' [mailto:as3577@drexel.edu as3577@drexel.edu] <br>
'''Email:''' [http://www.linkedin.com/profile/view?id=147018021&trk=hb_tab_pro_top A. Can Sitik]

Revision as of 19:30, 23 January 2013

Can Sitik


Ph.D. in Computer Engineering, 2011 - Present

Drexel University, Philadelphia, Pennsylvania, USA

B.S. in Electrical and Electronics Engineering, 2011

Middle East Technical University(METU), Ankara, Turkey

Research Interests

  • Electronic Design Automation(EDA) for VLSI, what is EDA?
  • Physical Design of System-on-Chips
  • High-Performance/Low-Power Clocking
  • Clock Tree/Mesh Synthesis, clock mesh benefits


  • ECE-C304: Design with Microcontrollers (Winter 2012-13, Summer 2012)
  • ENGR-231: Linear Engineering Systems (Spring, Fall 2012)
  • ECE-E421: Advanced Electronics I (Fall 2011)
Please refer to my Weekly Schedule to ask for an appointment

Contact Information

3141 Chestnut Street
Department of ECE
Drexel University
Bossone 324
Philadelphia, PA 19104

Email: as3577@drexel.edu

Email: A. Can Sitik