Difference between revisions of "Can Sitik"
From VLSILab
| Line 9: | Line 9: | ||
==Research Interests== | ==Research Interests== | ||
| − | * Electronic Design Automation(EDA) for VLSI | + | * Electronic Design Automation(EDA) for Physical Design of VLSI Circuits |
* Clock Tree/Mesh Synthesis | * Clock Tree/Mesh Synthesis | ||
| − | * | + | * High Performance Clock Network Design |
| − | |||
==Teaching== | ==Teaching== | ||
Revision as of 23:10, 17 January 2012
Can Sitik
Education
Ph.D. in Computer Engineering, 2011 - Present
- Drexel University, Philadelphia, Pennsylvania, USA
B.S. in Electrical and Electronics Engineering, 2011
- Middle East Technical University(METU), Ankara, Turkey
Research Interests
- Electronic Design Automation(EDA) for Physical Design of VLSI Circuits
- Clock Tree/Mesh Synthesis
- High Performance Clock Network Design
Teaching
- ECE-E421: Advanced Electronics I (Fall 11-12)
- ECE-C304: Design with Microcontrollers (Winter 11-12)
- Please refer to my Weekly Schedule to ask for an appointment
Contact Information
Address:
3141 Chestnut Street
Department of ECE
Drexel University
Bossone 324
Philadelphia, PA 19104
Email: as3577@drexel.edu
